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field-effect transistors
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Gated transmission line model pattern measurements of the transient current–voltage characteristics
of AlGaN/GaN heterostructure field-effect transistors 共HFETs兲 and metal–oxide–semiconductor
HFETs were made to develop a phenomenological model for current collapse. Our measurements
show that, under pulsed gate bias, the current collapse results from increased source–gate and
gate–drain resistances but not from the channel resistance under the gate. We propose a model
linking this increase in series resistances 共and, therefore, the current collapse兲 to a decrease in
piezoelectric charge resulting from the gate bias-induced nonuniform strain in the AlGaN barrier
layer. © 2001 American Institute of Physics. 关DOI: 10.1063/1.1412282兴
The so-called current collapse1– 4 and long-term stability
are the most important problems preventing large-scale practical usage of nitride-based heterostructure field-effect transistors 共HFETs兲 and metal–oxide–semiconductor HFETs
共MOSHFETs兲 in ultra-high-power microwave systems. The
current collapse manifests itself as a reduction of the device
current when a large alternating signal is applied to the gate.
This reduction is the main reason why the output power of
AlGaN/GaN HFETs is considerably smaller than the value
expected from steady-state I – V characteristics. For example,
a typical AlGaN/GaN HFET with a maximum saturation current about I DS ⬇1 A/mm and the knee voltage V KN ⬇5 V at a
moderate drain bias of V D ⫽35 V, should deliver an output
power
P OUT⬇I 0 ⫻ 共 V D ⫺V KN 兲 /2⬇7.5 W/mm,

共1兲

where I 0 ⬇I DS /2 is the operating dc current. However, for
such a device, even under pulsed drain bias and pulsed rf
drive, conditions eliminating the device self-heating, the
measured rf output power is, typically, about 2– 4 W/mm. Of
course, the maximum output power depends strongly on the
input–output impedance matching. However, as we recently
showed,1 a precise load-pull tuning leads to the measured
values of the output power that are very close to those given
by Eq. 共1兲 if one uses the actual value I 00 of the device dc
current measured under a rf drive on the gate. Hence, we
conclude that the impedance mismatch is not the main reason
for the difference between the expected and measured rf
powers. We also showed that I 00 differs from I 0 much more
than might be expected from transistor transfer curve nonlinearity and that this difference is a direct manifestation of the
current collapse.1
In spite of a large number of studies of the current
collapse,1–7 the physical mechanism of the effect has remained somewhat mysterious even though the phenomenon

has been observed in almost all AlGaN/GaN HFETs and
MOSHFETs. In this letter, we present the results of the experiments that allow us to locate the device active layer regions responsible for the current collapse. We used gated
transmission line model 共GTLM兲 measurements8,9 关see Fig.
1共a兲兴 under pulsed gate bias conditions in order to isolate the
changes of the channel resistance under and outside the gate
during the transient. The gate lengths in sequential sections
of the GTLM varied from L G ⫽10  m to L G ⫽100  m,
whereas the gate–source and gate–drain openings were kept
constant at L GS⫽L GD⫽10  m. The width of all the sections
was W⫽200  m. Gate voltage pulses 共typically, 1–100 s
long兲 were used to bias the devices from pinch-off to open
channel conditions 关Fig. 1共b兲兴. We used two levels of the
drain bias: well below and well above the knee voltage in
order to study the device behavior in both linear and saturation regimes.
The device epilayer structures were grown by lowpressure
metal–organic
chemical-vapor
deposition
共MOCVD兲 on insulating 4H–SiC substrates. The typical heterostructure consists of a 1–1.5 m insulating GaN layer
capped with a 25 nm Al0.2Ga0.8N barrier layer. The measured
room-temperature Hall mobility and sheet carrier concentration were 1100–1400 cm2/V s and (0.9– 1.3)⫻1013 cm⫺2, respectively. Source–drain Ohmic contacts were fabricated us-
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FIG. 1. 共a兲 GTLM pattern 共charge-coupled-device image兲 and 共b兲 gate and
drain voltage pulses used in transient measurements; 2.0 s/div; 2.0 V/div
共the gate pulse兲; 0.5 V/div 共the drain pulse兲.
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FIG. 2. Gate length dependencies of
total resistance in the linear regime 共a兲
and transfer resistance in the saturation regime 共b兲. Circles and triangles
show the data measured in the beginning and at the end of the transient,
respectively. Dashed lines with
squares show the gate length dependencies of the change in device resistances ⌬R. Open circles show the results of the simulations based on the
proposed induced strain model.

ing Ti/Al/Ti/Au electrodes annealed at 850 °C for 1 min in
nitrogen ambient. Prior to the gate fabrication, a 15 nm SiO2
layer was deposited on part of the heterostructure using
plasma-enhanced chemical-vapor deposition. This SiO2 layer
was added to fabricate MOSHFETs on the same wafer, along
with regular HFETs. Finally, a 共Ni/Au兲 gate electrode was
deposited using a standard lift-off technique. A reactive-ionetched mesa was used for device-to-device isolation.
Let us first discuss the results obtained in the linear
mode of device operation. In this case, the total resistance of
the GTLM section measured at any moment of time t of the
transient process is given by
R T 共 t 兲 ⫽R GS⫹R CH共 V G 兲 ⫹R GD ,

共2兲

where R GS and R GD are the resistances of gate–source and
gate–drain openings, respectively, and R CH is the gate
voltage-dependent resistance of the channel under the gate.
In principle, all three components of the resistance R T might
depend on time. Since the drain bias is well below the saturation voltage, the components of total resistance can be expressed as
R GS⫽R GD⫽  S0 ⫻L GS /W,

共3a兲

R CH共 L G 兲 ⫽  SG⫻L G /W,

共3b兲

der the gate remains unaffected. Similar dependencies with
equal slopes and different intercepts were measured for
MOSHFET devices.
Figure 2共b兲 shows the GTLM measurement results for a
high drain bias case corresponding to the current saturation
regime. Since the gate length in our GTLM exceeds 10 m,
the velocity saturation effects do not determine the saturation
current. Indeed, the effect of the saturation velocity is dominant when ␣ ⫽  (V GS⫺V T )/(  S L G )Ⰷ1, where  is the
field-effect mobility, V GS is the gate-to-source voltage, V T is
the threshold voltage,  S is the electron saturation velocity,
and L G is the gate length. For the measured GTLM, 
⬃1000 cm2 /V s, L G ⭓10  m,  S ⬃2⫻105 m/s, V T ⬃⫺5 V,
and for V GS⫽0, we have ␣ ⭐0.25. In this case and assuming
that g CH⫻R CHⰆ1, the saturation current of the HFET, I DS is
given by10
I DS⫽

g CH共 V G ⫺V T 兲
,
2 共 1⫹g CHR S 兲

共4兲

where g CH⫽1/R CH(L G ) is the channel conductance, V G is
the gate voltage, V T is the threshold voltage, and R S is the
HFET series resistance. Equation 共4兲 can be rewritten as
R TR⫽

V G ⫺V T
1
⫽R S ⫹
⫽R S ⫹R CH共 L G 兲 .
2I DS
g CH

where the  S0 and  SG are the sheet resistances of the twodimensional 共2D兲 channel outside and under the gate of the
device, respectively. Here, we neglected the contribution
from the contact resistances to the total resistance due to
relatively large gate–source and gate–drain openings. The
total resistance of the GTLM section can be then rewritten as

共5兲

Equation 共5兲 describes the same gate length dependence of
the device ‘‘transfer resistance,’’ R TR⫽(V G ⫺V T )/(2I DS),
for the saturation regime and is similar to Eq. 共3c兲, which is
valid for the linear regime. The GTLM results from Fig. 2共b兲
show that, in the saturation regime, the current transient process is again controlled by the variations of the source–gate
and gate–drain resistances rather than by the channel resis共3c兲
R T 共 t 兲 ⫽2  S0 ⫻L GS /W⫹ 共  SG /W 兲 ⫻L G .
tance under the gate. Similar dependencies were also meaThe total resistances of the GTLM sections R T (0) and R T (  )
sured for the MOSHFET devices.
were measured in the beginning of the transient process and
According to these results of the GTLM measurements,
at the end of the gate pulse 共when the current is close to its
the source and drain series resistances are responsible for the
steady-state value兲, respectively. The corresponding depencurrent collapse. An increase in the source series resistance
dencies of R T (0) and R T (  ) on the gate length are shown in
should result in a decrease of device current. An increase in
Fig. 2共a兲. Figure 2共a兲 also shows the difference ⌬R⫽R(  )
both source and drain series resistances should result in an
⫺R(0) as a function of gate length L G . The slope of the
increased knee voltage. These are precisely the observations
R T (L G ) line represents the channel resistance under the gate,
in the current collapse behavior. Therefore, our data of Fig. 2
while the intercept R T (L G ⫽0) gives the total resistance of
clearly establish a linkage between gate pulsing, the resulting
the gate–source and gate–drain openings R GS⫹R GD at a
increase in the source–gate and gate–drain series resistances,
given moment during the transient. As can be seen from Fig.
and the current collapse. One possible explanation for the
2共a兲, both dependencies are linear and have very close slopes
increase in series resistance values during the transient is the
but different intercepts. Therefore, we conclude that the time
change in strain under and outside the gate region. When the
dependence of device current in this linear regime of operagate bias changes from the starting point toward a more
tion is caused by the transient variations of the gate–source
negative value, the electric field in the AlGaN barrier layer is
This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP:
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FIG. 4. Pulsed transfer characteristic 共squares兲 and the dependencies of
‘‘return’’ current on gate pulsed bias 共triangles兲. Applied pulsed gate voltage
changes from zero to the V G value. Dashed line shows the dc drain current
also corresponding to a zero gate voltage pulse.
FIG. 3. Band diagrams and schematic illustration of strain in AlGaN and
GaN layers induced by gate voltage. Under zero gate bias strain is tensile in
the top AlGaN layer and compressive at the GaN layer surface. Negative
gate bias increases tensile strain in the AlGaN layer under the gate and
decreases strain outside the gate.

ness of AlGaN layer, is about 5 V/250 Å⬇2.5 MV/cm,
which is quite comparable to the built-in piezoelectric field.
If the GaN layer is not strained then the AlGaN barrier layer
simply adjusts its lattice constant to that of the underlying
GaN layer.11 Thus, the change in the electric field with gate
biasing should not affect the strain. However, we believe that
the surface region of the GaN layer is strained to a certain
degree as well. Thus, the change in the electric field 共comparable to the piezoelectric field兲 should affect the strain.
Consequently, upon application of negative gate bias and due
to the piezoelectric effect, the tensile strain in the AlGaN
layer under the gate increases. This should push the AlGaN
barrier layer sideways, thereby decreasing the tensile strain
outside the gate near the gate edges and, hence, the piezoelectric charge in the AlGaN barrier material in these regions
共see Fig. 3兲. This should result in increased source–gate and
gate–drain resistances. Only slow processes of the piezoelectric charge adjustment and/or trapping affects are available to
these regions to offset this piezoelectric charge reduction.
Therefore, when the gate voltage swings back to its starting
values the charges in the source–gate and gate–drain openings cannot instantly readjust to the original values. This
should give rise to the observed current collapse. For the
AlGaN layer under the gate, the gate metal provides a ready
source of electrons to adjust the generated piezoelectric
charge. Therefore, this region does not contribute to the current collapse.
In Fig. 4 we include the pulsed transfer characteristics
共squares兲 and the transient drain current measured when the
gate voltage pulse returned to zero 共triangles兲 as a function of
gate voltage amplitude for a conventional 1.5 m gate
AlGaN/GaN HFET. As seen from these data, at negative bias
the current corresponding to zero pulsed gate voltage is
smaller than the dc current. This is a clear manifestation of
current collapse. Also from Fig. 4, the magnitude of this
current collapse varies nearly linearly with the gate voltage.
However, at positive gate voltage, the transient ‘‘return’’ current at V G ⫽0 exceeds the dc current. These observations can
be explained by our proposed model for current collapse.
Due to gate biasing, the induced strain should vary nearly

linearly with the voltage, giving rise to a monotonic increase
in the electric field, induced strain, piezoelectric charge, and
hence, the series resistance. A positive gate voltage pulse
should change the sign of the induced strain in the barrier
layer outside the gate, thereby resulting in induced accumulation charges. This should, in turn, decrease the series resistances, and hence, increase the current.
In conclusion, we reported on the gated transmission line
model measurements of the transient current–voltage characteristics of AlGaN/GaN HFETs and MOSHFETs. Our data
show that the source and drain series resistances are responsible for the current collapse. These resistances may increase
from the induced strain due to gate voltage swing. Our proposed model based on the measured data for AlGaN/GaN
HFETs and MOSHFETs explains nearly all the observations
in the current collapse phenomenon.
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